Abstract-This paper presents a new pipelined hardware architecture for the computation of the real-valued fast Fourier transform (RFFT). The proposed architecture takes advantage of the reduced number of operations of the RFFT with respect to the complex fast Fourier transform (CFFT), and requires less area while achieving higher throughput and lower latency.
The architecture is based on a novel algorithm for the computation of the RFFT, which, contrary to previous approaches, presents a regular geometry suitable for the implementation of hardware structures. Moreover, the algorithm can be used for both the decimation in time (DIT) and decimation in frequency (DIF) decompositions of the RFFT and requires the lowest number of operations reported for radix 2.
Finally, as in previous works, when calculating the RFFT the output samples are obtained in a scrambled order. The problem of reordering these samples is solved in this paper and a pipelined circuit that performs this reordering is proposed.
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I. INTRODUCTION
T HE FAST Fourier transform (FFT) is one of the most important algorithms in the field of digital signal processing, used to efficiently compute the discrete Fourier transform (DFT). For the computation of the FFT, pipelined hardware architectures [1] - [9] are widely used because they offer high throughput and low latency, as well as a reasonably low area and power consumption. This makes them attractive for a large variety of applications, specially when they present realtime requirements. Thus, in order to provide solutions to present and future applications, hardware designers keep improving the signal processing capabilities of pipelined architectures of the FFT.
The FFT internally operates over complex numbers and previous works offer efficient designs for the computation of the FFT of complex input samples (CFFT). However, they are not optimized for the computation of the FFT of real input samples (RFFT). Indeed, when the input samples are real the spectrum of the FFT is symmetric [10] and approximately half of the operations are redundant [11] .
The RFFT plays an important role in different real-time applications. In medical applications such as electrocardiography (ECG) [12] or electroencephalography (EEG) [13] , the power spectral density (PSD) of various real-valued signals has to be estimated. This requires calculation of the RFFT repetitively on many overlapping windows of the signals, where a specialized hardware implementation can make use of a higher-speed clock to meet real-time constraints. Moreover, in implantable or portable devices [12] , [13] , a dedicated hardware can save power consumption. On the other hand, the RFFT is a key element in technologies based on discrete multitone (DMT) modulation, such as asymetric digital subscriber line (ADSL) or very high bit-rate digital subscriber line (VDSL) [14] , [15] . Nowadays, high signal processing capabilities are required for second-generation standards (ADSL2/2 [16] and VDSL2 [17] ). Moreover, DMT has been used at rates of 24 Gb/s in local area networks (LAN) [18] . Finally, very high performance is also necessary in digital wideband receivers [19] , [20] . Currently, the RFFT has to be computed in real time over a dataflow of 2 GSamples/s [20] .
Thus, in order to meet the increasing demand on real-time capabilities of new applications, much research has been carried out on pipelined architectures of the CFFT. On the other hand, for those applications with real input signals, a dedicated pipelined RFFT architecture can lead to savings in area and power consumption, while offering high signal processing capabilities. However, to the best of our knowledge no hardware-efficient pipelined architecture for the computation of the RFFT based on the Cooley-Tukey algorithm [21] has been proposed yet. There exist only some pipelined architectures [22] , [23] based on the Bruun algorithm [24] . However, the Bruun algorithm has not been widely adopted since it was demonstrated [25] that the noise is significantly higher than that in the Cooley-Tukey algorithm [21] .
The lack of specific pipelined architectures for the RFFT is due to the fact that the specific algorithms proposed for the computation of the RFFT [11] , [26] - [30] , do not lead to regular geometries, which are necessary for designing pipelined architectures. These specific approaches describe programs based on removing the redundancies of the CFFT when the input is real, and can be used to efficiently compute the RFFT in a digital signal processor (DSP) or in in-place architectures [31] . A memory-based or in-place architecture consists of a memory and a processing unit. The data are loaded, processed and stored again in the memory until all the operations of the algorithms are performed. This kind of architecture allows the design of circuits with low area and power consumption, but it is not suitable for real-time applications.
There exist other techniques described in [32] , [33] , which take advantage of the CFFT to calculate the RFFT. On one hand, the doubling algorithm uses the CFFT to compute two RFFTs simultaneously. On the other hand, the packing algorithm forms a complex sequence of length taking the even and odd indexed samples of the real input sequence of length , and calculates the -point CFFT of the complex sequence. In these CFFT-based techniques, additional operations are necessary to obtain the final results from the outputs of the CFFT. The packing algorithm has been used to implement some in-place architectures [15] , [34] . In these architectures the hardware of the CFFT can be reused for computing the post-processing stage. However, no pipelined architecture has been proposed, not only because some of the adders and multipliers saved in the CFFT need to be used for post-processing, but mainly because the samples need to be reordered before the post-processing stage [15] , increasing the memory and complicating the control.
Both in the specific algorithms for the computation of the RFFT and in the CFFT-based ones, the output samples are provided in different orders [27] , which are different from the bitreversal one of the CFFT [35] . The sorting of the outputs of the RFFT is also a problem not solved in the literature so far.
In this work we propose the first pipelined architecture for the computation of the RFFT based on the Cooley-Tukey algorithm. It combines the advantages of the pipelined architectures with the reduction of operations achieved by the specific algorithms. This is possible due to the proposed algorithm for the computation of the RFFT which solves the irregularities of the RFFT. Moreover, this approach is valid for both decimation in time (DIT) and decimation in frequency (DIF) decompositions and is generalizable for any number of points , which is power of 2. Furthermore, the problem of the output order of the samples is solved and a pipelined circuit that performs the reordering is proposed.
In the next section we briefly review the RFFT and the existing techniques to compute it. In Section III we develop the algorithm that allows the design of regular hardware architectures for the computation of the RFFT, and the novel proposed pipelined architecture is presented Section IV. Next, in Section V the architecture is evaluated and compared to previous approaches, and some conclusions are drawn in Section VI. Finally, the reordering of the output samples and the proposed solution are discussed in Appendix A.
II. THE RFFT
The -point DFT of a sequence is defined as These two conditions that distinguish the CFFT and the RFFT do not lead, however, to a direct simplification of (1) for the RFFT, and the specific algorithms for the computation of the RFFT require complicated developments. Thus, other simpler techniques that use the CFFT to compute the RFFT are sometimes preferred. Next, these approaches are reviewed.
A. Computation of the RFFT Using the CFFT

1) Direct Use of the CFFT:
The first idea when it is necessary to compute an FFT over a real input signal is to use the CFFT. As the real numbers are a subset of the complex ones, the trivial solution is to set the imaginary part of the input to zero. Although this procedure does not make an efficient use of the resources, it is very simple and it is not necessary to modify the CFFT. Indeed, it is the solution adopted for many if not all real-time applications.
2) Doubling Algorithm: Another alternative is to take advantage of the CFFT to simultaneously compute the FFT of two real signals and as it is explained in [32] , [33] . This process requires to form the signal and use an N-point CFFT to obtain . It is important to notice that both and are complex, so they cannot be obtained directly from . Therefore, additions are required to separate the outputs, in addition to the operations of the CFFT.
3) Packing Algorithm: Given a real signal it is also possible to compute the RFFT using an -point CFFT [32] , [33] . This technique is sometimes called packing algorithm because it takes the odd and even indexed samples of the signal and form the complex signal and . Then the -point CFFT is applied to obtain . As in the doubling algorithm, additions are required to separate the outputs of the CFFT. Moreover, in the packing algorithm it is necessary to include an additional stage to compute the outputs of the RFFT, which requires extra additions and multiplications.
B. Specific Algorithms for the Computation of the RFFT
The greater reduction in the number of operations is obtained by using the specific algorithms for the computation of the RFFT. Most of them are obtained from the CFFT by applying the properties of the RFFT in order to remove the redundant operations. The first proposed algorithms were defined for the decimation in time (DIT) decomposition of the FFT. The DIT FFT has the property that the samples at each intermediate stage can be computed using the conventional FFT [10] . Consequently, (3) can be applied at each stage, and only one half of the intermediate outputs must be calculated, whereas the rest can be obtained by conjugating those intermediate values.
This is the basic idea of algorithms proposed for split-radix [11] , [26] , radix-2 [27] , [30] and high radices [28] . These algorithms are, however, not valid for the decimation in frequency (DIF) decomposition of the FFT because it is not possible to apply the property (3) at each stage. On the other hand, it has been also demonstrated that it is possible to obtain the same savings for the DIF decomposition using an alternative algorithm [29] that makes use of linear-phase sequences.
In general, the number of multiplications in all of these algorithms is reduced to half of that required for the CFFT, and the number of additions is less than half the additions of the CFFT. Likewise, only half of the memory is needed. Thus, there are only slight differences among all of them in the number of operations and in the order in which the computations are performed.
III. PROPOSED ALGORITHM FOR THE COMPUTATION OF THE RFFT
A. Basis of the Algorithm Fig. 1 shows the flow graph of an -point FFT for the case of , radix , and decomposed according to the decimation in frequency (DIF) [10] . The graph is divided into stages and each of them consists of a set of butterflies and rotators. The numbers at the input and the output of the graph represent respectively the index of the input and output samples, whereas each number, , in between the stages indicates a rotation by (4) If we consider that the inputs are complex, all the internal nodes and outputs of the graph are needed for the computation of the CFFT, and the regularity of the flow graph leads to efficient pipelined architectures [2] . On the other hand, if the inputs are real, it is possible to simplify the graph according to the properties of the RFFT, as explained next.
1) The first simplification is to consider that in the real FFT . According to this, outputs of the FFT are redundant and can be removed. Most approaches [11] , [27] , [31] obtain either the frequencies with indexes or and, if necessary, calculate the rest of the frequencies by conjugating these results. However, considering that for the indexes and using the property (3) (5) leads to a more efficient architecture. Consequently, the set of frequencies can be obtained by conjugating frequencies , as mentioned in [26] for the split-radix RFFT. According to Fig. 1 , samples are the last quarter of the outputs; so all the butterflies used exclusively to compute these samples may be removed, which are represented by the lower darkened region. The same concept can be applied to samples , which can be computed by conjugating samples . Generalizing this idea, samples can be computed by conjugating the samples , where , for all . Thus, all the darkened regions in Fig. 1 can be removed and only outputs of the FFT need to be computed.
2) The second simplification refers to the fact that . According to this, every piece of data is real until it is rotated for the first time. In Fig. 1 , all the additions performed before the data reach the boxed components are real and, thus, the number of additions in that area is halved with respect to the CFFT. Once the data reach the first rotations, the data are necessarily complex until the end of the FFT. 3) One further simplification of the boxed components may be carried out. Let's assume that the first stage of the FFT is and the last one is , and are the outputs of stage . According to this and Fig. 1 , in the second stage it is not necessary to compute the data , and samples are calculated as (6) This calculation requires 2 rotations and 1 addition. However, expanding the expression and taking into account that both and are real samples, we can obtain (7) The resulting expression only requires one rotation and no additions because and are real and rotations by 1, and are trivial, taking into account that they can be calculated by interchanging the real and imaginary parts and/or changing the sign of the data. This simplification can be extended to all the boxed components, which reduces even more the number of rotators and adders of the FFT. Fig. 2 represents the flow graph of the RFFT once the explained simplifications have been carried out. All the data previous to the boxed components are real, and only real butterflies are necessary for this region. On the other hand, according to (7) the boxed components do not require any operation but the trivial rotation , since the additions that appear in the graph do not have to be performed because one of the inputs is real and the other one is purely imaginary. Finally, the complex rotations appear after the boxed components and the butterflies need to be complex. Consequently, it is easy to see from Fig. 2 that the total number of real additions is or, considering that (8) Likewise, the number of nontrivial complex multiplications can be obtained from the flow graph as (9) With regard to the output samples, all the frequencies to can be computed from the obtained data by conjugating those frequencies with index greater than . The explained simplifications can also be applied to the DIT FFT. In this case it is first necessary to redraw the typical flow graph of the DIT FFT so that the inputs are in natural order and the outputs in bit-reversal [36] . The result only differs from that of Fig. 2 in the rotations performed at the different stages. In this case, the number of nontrivial complex multiplications can be calculated as (10) Finally, as in the other specific designs of RFFT, the obtained structures are irregular because the symmetries of the CFFT have been used to reduce the number of operations. Although the flow graph in Fig. 2 could be used to implement an in-place architecture, it is not suitable for the implementation of a pipelined architecture.
B. Obtaining Regularity
The last step of the algorithm consists of transforming the flow graph in Fig. 2 to obtain a flow graph with regular geometry. The obtained structure is depicted in Fig. 3 for the DIF FFT, whereas the result for the DIT decomposition is shown in Fig. 4 . Contrary to Figs. 1 and 2 , all the edges in Figs. 3 and  4 are real, i.e., the data have been separated into their real and imaginary components. Consequently, in the flow graph the rotations have two inputs and two outputs. They are represented by the boxes with a number inside, which indicate the rotation angles according to (4) . The upper inputs and outputs are used for the real part of the samples and the lower ones for the imaginary part. On the other hand, those trivial rotations by in the boxed components of Fig. 2 only operate over a real sample, which is equivalent to multiply it by and input it in the imaginary part of the rotator, as it is done in Figs. 3 and 4 . Finally, the output samples of the flow graph include a letter to indicate if the value corresponds to the real part or the imaginary part of the output. Moreover, the complex butterflies after the boxed components in Fig. 2 have been unfolded in the new structure.
Contrary to the flow graph in Fig. 2 , in the structures of Figs. 3 and 4 every stage has inputs and outputs and all of them are real samples. Moreover, at every stage butterflies operate over samples whose indexes differ the same quantity, and nontrivial rotations are placed in particular positions. These regularities allow the development of efficient pipelined hardware architectures, as explained in Section IV. On the other hand, it can be noticed that, as in the other specific algorithms of the RFFT and the CFFT-based ones, the outputs are not available in bit-reversed order. However, it is possible to sort them out as explained in Appendix A. Table I compares the number of operations of the different approaches for the computation of the RFFT and, consequently, their efficiency when they are implemented in DSPs. The number of real multiplications has been calculated according to the criterion used in previous approaches [11] : Rotations by 45 , 135 , 225 and 315 require 2 real multiplications and the rest of nontrivial rotations are calculated with three real multiplications. On the other hand, the additions in Table I include those of the butterflies and those required for the post-processing in the CFFT-based algorithms.
C. Comparison to Other Algorithms for the Computation of the RFFT
As it is shown, the number of operations in all the approaches has the same order of magnitude. Among them, the specific algorithms based on split-radix require less operations than those based on radix-2. The same is true for CFFT-based algorithms.
On the other hand, for the same radix, the specific algorithms are better than the packing algorithm both in the number of multiplications and additions. Likewise, they are also better than the doubling algorithm. This is not only because for the doubling algorithm two signals need to be computed in parallel, but also because it needs twice the number of multiplications and more than twice the number of additions.
Comparing the specific algorithms for the computation of the RFFT, the proposed approach is the only one that can be used for both the DIT and DIF decompositions of the FFT. Moreover, the DIF version of the algorithm has the lowest number of operations reported for radix-2. The reason why the DIF version has less operations than the DIT one is due to the fact that the simplification of (7) can only be applied to the DIF decomposition.
However, the most relevant advantage of the proposed algorithm over the previous approaches is that it offers a regular structure suitable for the implementation of hardware architectures. It may be noted that a regular structure for RFFT with fewest number of operations has not been presented so far.
IV. PIPELINED ARCHITECTURE OF THE RFFT Fig. 5 shows the proposed pipelined architecture for a 16-point DIF RFFT, obtained from the graph of Fig. 3 . It is a radix-2 feedforward pipelined structure that maximizes the use of the multipliers, as well as achieves a throughput of 4 samples per clock cycle. As in the flow graph, all the edges carry real samples. Therefore, the radix-2 butterflies process two real inputs and, thus, they only consist of a real adder and a real subtractor. Likewise, the rotators have two inputs and two outputs, as in the flow graph. The upper input receives the real part of the sample to be rotated and the lower one the imaginary part. Finally, the rest of circuits are shuffling structures used for reordering the samples according to the dataflow. They are composed of buffers and multiplexors. In a general case of an -point RFFT, with power of two, the circuit requires real butterflies, rotators, and buffers or memories of a total size . Considering both Figs. 3 and 5 , the first stage computes only real butterflies. According to the input order of the data, the upper butterfly of the structure computes the pairs of samples (0, 8), (1, 9), (2, 10) and (3, 11) , whereas the lower butterfly operates samples (4, 12), (5, 13), (6, 14) and (7, 15). On the other hand, both in the architecture and in the flow graph, the upper outputs of the butterflies of the first stage are connected to a butterfly of the second stage, whereas the lower outputs are rotated in the second one. Previous to the rotator, it is necessary to compute a trivial rotation of . These rotations in the flow graph can be embedded either in the rotator or in the butterfly of the same stage.
At the second stage, the butterflies operate over each pair of samples and , and the rotations are calculated over and , for . Consequently, the indexes of two samples operated together always differ by and the architecture only requires a butterfly in this stage. On the other hand, at the third stage, the indexes of two samples operated together differ by . Those data in the flow graph for which a butterfly does not have to be calculated, pass through the corresponding butterfly in the architecture.
The shuffling structure depicted in Fig. 6 , which corresponds to the second stage of the architecture of Fig. 5 , shows how the order of the data required at the second stage of the 16-point RFFT is transformed to the order of the third stage. The structure consists of buffers and multiplexors. In the Figure, the length of the buffers is , and the numbers of the inputs and the outputs represent the index of each piece of data. Thus, the structure receives in parallel samples from the second stage, whose indexes differ by , and provides in parallel samples adapted to the third stage, where the indexes differ by .
The shuffling is performed in two steps. The first one interchanges the intermediate inputs and the second step interleaves the data. Considering the upper circuit of the second step, indexed samples (0, 1, 2, 3) and (8, 9, 10, 11) are received respectively at each of the inputs. Initially the control of the multiplexors is set to "0" and, thus, samples with indexes (0, 1) are stored in the output buffer and (8, 9) in the input one. Next, the control signal switches to "1" and indexed samples (0, 1) are provided at the output in parallel with (2, 3), whereas (8, 9) pass to the output buffer and (10, 11) are stored in the input one. These samples will be provided in parallel at the output when the multiplexor switches again to "0".
In a general case of an -point RFFT, the shuffling structure at a stage requires buffers of length , and, as can be observed in Fig. 5, for the first stage of the RFFT, , only the first step of the shuffling structure is required. On the other hand, the third stage of the architecture in Fig. 5 includes a switch before the rotator. This switch is necessary in every stage . As it is shown in Fig. 3 the rotations required by the boxed components of Fig. 1 operate over samples whose indexes differ the same quantity as the butterflies at the same stage. For these rotations, the switch does not swap the inputs. However, for the rest of rotations the switch is activated and the samples that come from the lower output of the upper butterfly are routed through the rotator.
Finally, Fig. 7 represents the hardware architecture for the DIT RFFT. It only differs from the DIF structure in Fig. 5 on the placement of the rotator, due to the fact that the positions of the rotations in the flow graphs of Figs. 3 and 4 are different. Table II compares the proposed structure to other efficient pipelined architectures for the case of computing an -point RFFT. The proposed design is the only specific approach for the computation of the RFFT and, thus, it takes advantage of the reduced number of operations required by the RFFT with respect to the CFFT. The other approaches are not specific for the RFFT and can be used to calculate the CFFT.
V. COMPARISON AND ANALYSIS
The table shows the trade off between area and performance. The area is measured in terms of the number of complex rotators, adders and memory addresses, whereas the performance is represented by the throughput and the latency. In all cases, the throughput is that for which each architecture has been designed, and the number of components and the latency are measured from the butterflies of the first stage to those of the last stage, i.e., circuits for reordering the input and output samples have not been considered. This criterion shows the lowest area and the highest performance that each architecture can obtain. As it can be observed in the table, feedback (FB) architectures and some feedforward (FF) ones [5] , [7] require less hardware components and achieve a throughput of one sample per clock cycle. On the other hand, the parallelization of feedforward architectures has the advantage of a higher throughput and a lower latency due to an increase in area.
The proposed architecture is in the group of the feedforward ones. It uses radix-2 but can process 4 samples in parallel, achieving a higher performance than feedback designs, both in terms of latency and throughput. On the other hand, compared to other radix-2 feedforward architectures, the proposed design doubles the throughput and halves the latency and the data memory, while keeping the same number of rotators and adders. Therefore, although the new approach uses radix-2, it achieves the same throughput as other radix-4 feedforward architectures. Compared to these high-throughput architectures, the proposed one obtains a significant reduction in the number of rotators, adders and memory addresses.
The reduction in memory is an important advantage of the proposed architecture. It only needs a total of real memory addresses for the samples or, equivalently, complex ones. This involves a great reduction in area, taking into account that, except in case of computing a low number of samples, the memory takes up most of the area of the circuit. Moreover, the memory used to store the coefficients for the rotations has been reduced to . Thus, the low area makes the architecture very suitable for the implementation of long-length transforms.
Finally, it is interesting to analyze the case that input samples arrive in natural order. Under these circumstances feedforward architectures require input memories for reordering the samples, whereas feedback structures do not need any additional hardware. For the proposed design it can be used a memory of real samples or, equivalently, complex samples. As the throughput of the architecture is 4 samples per clock cycle, the memory will be filled in cycles, leading to a total latency of the circuit of cycles. Consequently, using the same memory as a feedback architecture, the proposed design can process 4 times more samples in half the time.
As a conclusion, the high performance and the low area of the new architecture make it very attractive for the computation of the RFFT in real-time applications.
VI. CONCLUSION
The previous approaches on the RFFT had demonstrated that it requires half the operations of the CFFT. This paper shows that this reduction of operations is not only theoretical but also can be applied to the design of efficient hardware architectures for the computation of the RFFT. This is possible due to the novel algorithm proposed in this paper for the computation of the RFFT, which obtains a regular geometry similar to that of the CFFT, and is valid for both the DIF and DIT decompositions of the RFFT. Based on this algorithm, a new pipelined architecture for the computation of the RFFT is presented. It processes 4 samples in parallel and requires significantly less memory than other efficient pipelined structures. The low area and latency, and the high throughput of the circuit make it attractive for the computation of the FFT in any application that processes real samples. Moreover, the circuit is very efficient for long-length transforms due to the reduction in memory, and it is also very suitable for real-time applications because of its high throughput capabilities.
APPENDIX A REORDERING OF THE OUTPUT SAMPLES
The scrambled order of the output samples is an inherent problem of the FFT. In the CFFT the outputs are obtained in the so called bit-reversal order [35] . In in-place architectures it is possible to reuse the memory to sort out the output samples, which increases the latency and reduces the throughput of the system.
On the other hand, in pipelined architectures an extra memory of addresses is necessary to perform the bit-reversal, which increases the area and the latency. Samples are stored in the memory in natural order using a counter for the addresses and then they are read in bit-reversal by reversing the bits of the counter. Moreover, it is possible to use this strategy for calculating the bit-reversal of a series of FFTs. In this case, the first FFT is stored in natural order. Next, the count is in bit-reversal and, thus, the frequencies are provided in the correct order, while the outputs of the second FFT are stored in the memory in bit-reversal order. Since the bit-reversal is an inversion operation, i.e., , the outputs of the second FFT must be read in natural order to sort out the frequencies. At the same time, the third FFT is stored in natural order, which completes the cycle.
Nevertheless, for reordering the outputs of the RFFT a more complicated algorithm is required. Next the algorithm is explained to be performed in-place and then it is shown that it is possible to perform it in pipeline and the corresponding circuit is presented. Fig. 8 shows how to sort out the outputs of the RFFT to obtain them in bit-reversal order for the case of a 32-point RFFT, where only frequencies 0 to 16 are necessary.
The first column (index) represents the order of arrival of the output samples. The second column (output frequencies) indicates the indexes of the output frequencies of the RFFT. Frequencies and are both real and they are grouped together at the output of the RFFT. The goal is to obtain the frequencies in the order of the first column provided the order of the second column.
First of all, the data at frequencies greater than must be conjugated to obtain all the frequencies in the interval , which appear in the third column (output order). Next, the output order given in the second column must be converted into bit-reversal order. To achieve this goal, it is first necessary to realize that the output order and the samples in bitreversal have certain similarities: the order of the first four samples (indexes ) is the same, the following four can be obtained by shuffling the samples in the same position, and the last half of the samples can also be obtained by shuffling. It can be generalized for higher number of points: the bit-reversal order of all samples in positions can be obtained by shuffling the samples in those positions according to the output order.
Given any of those sets of samples, the sorting can be performed in two stages. First, it is necessary to notice that the first and the second half of the samples in the sets are interleaved. According to this, the intermediate order shown in the fourth column of Fig. 8 is obtained by deinterleaving these groups of data. Next, the bit-reversal order is obtained by reversing the order of the last half of the samples of each set. Fig. 9 shows the deinterleaving and reversing procedures for the case under study. Assuming that are the bits of the index , the deinterleaving moves a sample in position to position , where . This is performed by successively interchanging the bits from to . Note that in this figure for and for , so each group of samples is treated differently.
On the other hand, the reversing moves the data in positions to position . The reversing can be performed by negating the position bit by bit and interchanging the corresponding data.
This procedure can be easily performed in place, but it is also possible to implement a pipelined hardware structure for the reordering of the samples. It is necessary to realize that every stage of the deinterleaving and the reversing interchanges samples in positions and , where is a constant. The simple circuit in Fig. 10 performs this exchange. If the multiplexer is set to "1" the samples will be provided at the output in the same order as in the input, whereas setting it to "0" the input sample in position is forwarded to position , while the data in position is fed back to the buffer and will appear at the output in position .
Joining the stages of the deinterleaving and the reversing, the circuit in Fig. 11 performs the reorder of the outputs to obtain them in bit-reversed order. As it can be seen, it only uses six complex registers for a 32-point RFFT. In a general case, a -point RFFT requires buffers or a memory of complex data to obtain the outputs in bit-reversal, and a memory of complex data to obtain them in natural order.
